DENSE-PAC MICROSYSTEMS


8 Megabit FLASH EEPROM DPZ256X32IV3

DESCRIPTION:

The DPZ256X32IV3 "VERSA-STACK" module is a revolutionary new memory subsystem using Dense-Pac Microsystem's' ceramic Stackable Leadless Chip Carriers (SLCC) mounted on a co-fired ceramic substrate. It offers 8 Megabits of FLASH EEPROM in a single package envelope of 1.090" x 1.090" x .252".

The DPZ256X32IV3 is built with four SLCC packages each containing two 128K x 8 FLASH memory devices. Each SLCC is hermetically sealed making the module suitable for commercial, industrial and military applications.

By using SLCCs, the "Versa-Stack" family of modules offers a higher board density of memory than available with conventional through-hole, surface mount, module or hybrid techniques.



FEATURES:

- Organization: Ž56K x 32, 512K x 16
- Fast Access Times (max.): 120, 150, 170, 200, 250ns
- Fully Static Operation - No clock or refresh required
- TTL Compatible Inputs and Outputs
- Common Data Inputs and Outputs
- 10,000 Erase/Program Cycles (min.)
- 66 Pin PGA "VERSA-STACK" Package

PIN NAMES

FUNCTIONAL BI	LOCK DIAGRAM
CE2 - M2 CE0 - MØ WEØ - CE0 - MØ WEØ - CE0 - MØ WEØ - CE0 - CE	CE3 M3 CE1 - M1 HSV1 WE1 - M1 HSV1 WE1 - HSV1 VPP - HAV AØ-A16 - 1/031

						F	PIN-O	UT	DI	AG	RAN	Λ					
NAMES																	
Address Inputs	1/08	1	N.C.	12	1/015	23	1 12 0	23	/ <u> </u>	34	45 56	34	1/024	45	VDD	56	1/031
Data Input/Output	1/09	2	CE2	13	1/014	24	000	С		Ο	00	35	1/025	46	CE3	57	1/030
Chip Enables	I/01Ø	3	VSS	14	1/013	25	000	С		Ο	00	36	1/026	47	N.C.	58	1/029
Write Enables	A13	4	1/011	15	1/012	26	000	C		Ο	00	37	A6	48	1/027	59	1/028
	A14	5	A1Ø	16	ŌĒ	27	$ \circ\circ\circ$		00	Ο	00	38	A7	49	A3	6Ø	AØ
Output Enable	A15	6	A11	17	VPP	28	000		OP EW	Ο	00	39	N.C.	5Ø	A4	61	A1
Programming	A16	7	A12	18	WEØ	29	000			\bigcirc	00	4Ø	A8	51	A5	62	A2
Voltage (+12.0V)	N.C.	8	VDD	19	1/07	3Ø	000	С		Ο	00	41	A9	52	WE1	63	1/023
Power (+5V)	1/00	9	CEØ	2Ø	1/06	31	000	Ċ		Ô	00	42	1/016	53	CE1	64	1/022
Ground	I/01	1Ø	N.C.	21	1/05	32	000	С		0	00	43	1/017	54	VSS	65	1/021
No Connect	1/02	11	1/03	22	1/04	33	1) 2 (<u> </u>	·	44	<u>6</u> 5 66	44	1/018	55	1/019	66	1/02Ø

30A072-11 REV. A

A0 - A16

CE0 - CE3

OE

V_{PP}

 V_{DD}

Vss

N.C.

 $\overline{WE}0, \overline{WE}1$

I/O0 - I/O31

This document contains information on a product that is currently released right to change products or specifications herein without prior notice.

Dense-Pac Microsystems, Inc.

DEVICE OPERATION:

The FLASH devices are electrically erasable and programmable memories that function similarly to an EPROM device, but can be erased without being removed from the system and exposed to ultraviolet light. Each 128K x 8 device can be erased individually eliminating the need to re-program the entire module when partial code changes are required.

READ:

With $V_{PP} = 0V$ to V_{DD} (V_{PPLO}), the devices are read-only memories and can be read like a standard EPROM. By selecting the device to be read (see Truth Table and Functional Block Diagram), the data programmed into the device will appear on the appropriate I/O prins.

When $V_{PP} = +12.0V \pm 0.6V$ (V_{PPHI}), reads can be accomplished in the same manner as described above but must be preceded by writing 00H¹ to the command register prior to reading the device. When V_{PP} is raised to V_{PPHI} the contents of the command register default to 00H¹ and remain that way until the command register is altered.

STANDBY:

When the appropriate \overline{CE} 's are raised to a logic-high level, the standby operation disables the FLASH devices reducing the power consumption substantially. The outputs are placed in a high- impedance state, independent of the \overline{OE} input. If the module is deselected during programming or erase, the device upon which the operation was being performed will continue to draw active current until the operation is completed.

PROGRAM:

The programming and erasing functions are accessed via the command register when high voltage is applied to V_{PP} . The contents of the command register control the functions of the memory device (see Command Definition Table).

The command register is not an addressable memory location. The register stores the address, data, and command information required to execute the command. When $V_{PP} = V_{PPLO}$ the command register is reset to $00H^1$ returning the device to the read-only mode.

The command register is written by enabling the device upon which that the operation is to be performed (see Functional Block Diagram). While the device is enabled bring \overline{WE} to a logic-low (V_{IL}). The address is latched on the falling edge of \overline{WE} and data is latched on the rising edge of \overline{WE} and data is latched on the rising edge of \overline{WE} and the command register. On the next falling edge of \overline{WE} the address to be programmed will be latched, followed by the data being latched on the rising edge of \overline{WE} (see AC Operating and Characteristics Table).

PROGRAM VERIFY:

The FLASH devices are programmed one location at a time. Each location may be programmed sequentially or at random. Following each programming operation, the data written must be verified.

To initiate the program-verify mode, C0H¹ must be written to the command register of the device just programmed. The programming operation is terminated on the rising edge of WE. The program-verify command is then written to the command register.

After the program-verify command is written to the command register, the memory device applies an internally generated margin voltage to the location just written. After waiting 6µs the data written can be verified by doing a read. If true data is read from the device, the location write was successful and the next location may be programmed.

If the device fails to verify, the program/verify operation is repeated up to 25 times.

ERASE:

The erase function is a command-only operation and can only be executed while $V_{PP} = V_{PPHI}$.

To setup the chip-erase, $20H^1$ must be written to the command register. The chip-erase is then executed by once again writing $20H^1$ to the command register (see AC Operating and Characteristics Table).

To ensure a reliable erasure, all bits in the device to be erased should be programmed to their charged state (data = 00H) prior to starting the erase operation. With the algorithm provided, this operation should typically take 2 seconds.

HIGH PERFORMANCE PARALLEL ERASURE:

Dense-Pac recommends that all users implement the following Intel High Performance Parallel Erase algorithm in order to avoid the possibility of over erasing these parts.

In applications containing more than one FLASH memory, you can erase each device serially or you can reduce total erase time by implementing a parallel erase algorithm. You may save time by erasing all devices at the same time. However, since FLASH memories may erase at different rates, you must verify each device separately. This can be done in a word-wise fashion with the Command Register Reset Command and a special masking algorithm.

Take for example the case of two-device (parallel) erasure. The CPU first writes the data word erase command 2020H twice in succession. This starts erasure. After 10ms, the CPU writes the data word verify command A0A0H to stop erasure and setup erase verification. If both one or both bytes are not erased at the given address, the CPU implements the erase sequence again without incrementing the address.

Suppose at the given address only the low byte verifies FFH data? Could the whole chip be erased? The answer is yes. Rather than check the rest of the low byte addresses independently of the high byte, simply use the reset command to mask the low byte from erasure and erase verification on the next erase loop. In this example the erase command would be 20FFH and the verify command would be A0FFH. Once the high byte verifies at the address, the CPU modifies the command back to the default 2020H and A0A0H, increments to the next address, and then writes the verify command.

See Figure 4 for a conceptual view of the parallel erase flow chart and Figure 4 for the detailed version. These flow charts are for the 16-bit systems and can be expanded for 32-bit designs.

ERASE VERIFY:

The erase operation erases all locations in the device selected in parallel. Upon completion of the erase operation, each location must be verified. This operation is initiated by writing AOH to the command register. The address to be verified must be supplied in order to be latched on the falling edge of \overline{WE} .

DPZ256X32IV3

The memory device internally generates a margin voltage and applies it to the addressed location. If FFH is read from the device, it indicates the location is erased. The erase/verify command is issued prior to each location verification to latch the address of the location to be verified. This continues until FFH is not read from the device or the last address for the device being erased is read.

If FFH is not read from the location being verified, an additional erase operation is performed. Verification then resumes from the last location verified. Once all locations in the device being erased are verified, the erase operation is complete. The verify operation should now be terminated by writing a valid command such as program set-up to the command register.

PRODUCT I.D. OPERATION:

The product I.D. operation outputs the manufacturer code (89H) and the device code (B4H). This allows programming equipment to match the device with the proper erase and programming algorithms.

With \overline{CE} and \overline{OE} at a logic low level, raising A9 to V_{ID} (see DC Operating Characteristics) will initiate the operation. The manufacturer's code can then be read from address location 0000H and the device code can be read from address location 0001H.

The I.D. codes can also be accessed via the command register. Following a write of 90H to the command register, a read from address location 0000H outputs the manufacturer's code (89H). A read from address location 0001H outputs the device code (B4H). To terminate the operation, it is necessary to write another valid command into the register.

POWER UP/DOWN PROTECTION:

The FLASH devices are designed to protect against accidental erasure or programming during power transitions. It makes no difference as to which power supply, VPP or V_{DD}, powers up first. Power supply sequencing is not required. Internal circuitry ensures that the command register is reset to the read mode upon power up.

POWER SUPPLY DECOUPLING:

 V_{PP} traces should use trace widths and layout considerations comparable to that of the V_{DD} power bus. The V_{PP} supply traces should also be decoupled to help decrease voltage spikes.

While the memory module has high-frequency, low-inductance decoupling capacitors mounted on the substrate connected to V_{DD} and V_{SS}, it is recommended that a 4.7 μ F to 10 μ F electrolytic capacitor be placed near the memory module connected across V_{DD} and V_{SS} for bulk

		COMMANI	d definition	on table				
	Bus	I	First Bus Cycle	3	Second Bus Cycle			
Command	Cycles Req'd	Operation	Address	Data ¹	Operation	Address	Data ¹	
Read Memory	1	Write	Х	00H	-	-	-	
Setup Erase / Erase	2	Write	Х	20H	Write	Х	20H	
Erase Verify	2	Write	EA	A0H	Read	Х	EVD	
Setup Program / Program	2	Write	Х	40H	Write	PA	PD	
Program Verify	2	Write	Х	C0H	Read	Х	PVD	
Reset	2	Write	Х	FFH	Write	Х	FFH	
Read Product I.D. Codes	3	Write	Х	90H	Read	IA	ID	

EA = Address to Verify

EVD = Data Read from Location EA

IA = Address: 0000H for manufacturing code, 0001H for device code

ID = ID data read from IA during product ID operation (Manufacturer = 89H, Device = B4H) PA = Address to Program PD = Data to be Programmed at Location PA

PVA = Data to be Read from Location PA at Program Verify

			TR	UTH TA	BLE					
Mode	Description	Description CEn WEn OE A0 A9		VPP	I/O Pins	Supply Current				
	Not Selected	Н	Х	Х	Х	X	V _{PPLO}	HIGH-Z	Standby	
	Output Disable	L	Н	Н	Х	X	VPPLO	HIGH-Z	Active	
READ ONLY	Read	L	Н	L	A0	A9	V _{PPLO}	Dout	Active	
Onter	I.D. (Mfr.)	L	Н	L	L	VID	V _{PPLO}	D _{OUT} = 89H	Active	
	I.D. (Device)	L	Н	L	Н	VID	V _{PPLO}	$D_{OUT} = B4H$	Active	
	Not Selected	Н	Х	Х	Х	Х	VPPHI	HIGH-Z	Standby	
COMMAND	Output Disable	L	Н	Н	Х	Х	VPPHI	HIGH-Z	Active	
PROGRAM	Read	L	Н	L	A0	A9	VPPHI	Dout	Active	
	Write	L	L	Н	A0	A9	V _{PPHI}	Din	Active	

L = LOW, H = HIGH, X = Don't Care

Dense-Pac Microsystems, Inc.

R	RECOMMENDED OPERATING RANGE ²											
Symbol	Characteris	stic	Min.	Тур.	Max.	Unit						
V _{DD}	Supply Voltage		4.5	5.0	5.5	V						
V _{PP}	Programming V	oltage	11.4	12.0	12.6	V						
VIL	Input LOW Volt	-0.5 ³		0.8	V							
VIH	Input HIGH Vol	tage	2.0		V_{DD} + 0.5	V						
		С	0	+25	+ 70							
TA	Operating Temperature	I	-40	+25	+85	°C						
	remperature	M/B	-55	-55 +25 +								
VID	A9 I.D. Input/O	11.5		13.0	V							

	ABSOLUTE MAXIMUM RATINGS ⁷											
Symbol	Parameter	Value	Unit									
T _{STC}	Storage Temperature	-65 to +150	°C									
T _{BIAS}	Temperature Under Bias	-55 to +125	°C									
VID	Voltage on A9 ²	-0.5 to +14.0 ⁴ , ⁵	V									
IOUT	Output Short Circuit Current	100 ⁶	mA									
V _{I/O}	Input/Output Voltage ²	-0.5 to +7.0 ³	V									
V _{PP}	V _{PP} Supply Voltage ² During Erase/Program	-0.5 to +14.0 ⁴	v									
V _{DD}	Supply Voltage ²	-0.6 to +7.0 ⁴	V									

CA	CAPACITANCE ⁷ : $T_A = 25^{\circ}C$, F = 1.0MHz										
Symbol	Parameter	Max.	Unit	Condition							
C _{ADR}	Address Input	40									
C _{CE}	Chip Enable	15									
C _{WE}	Write Enable	25	pF	$V_{IN}^3 = 0V$							
COE	Output Enable	40]								
C _{I/O}	Data Input/Output	30									

	DC OUTPUT CHARACTERISTICS										
Symbol	Parameter	Condition	Min.	Max.	Unit						
V _{OH}	HIGH Voltage	I _{OH} = -2.5mA	2.4		V						
VOL	LOW Voltage	$I_{OL} = 5.8 \text{mA}$		0.45	V						


	DC OPERATING C	HARACTERISTICS: Over operati	ng ranges			
Symbol	Characteristics	Test Conditions	Liı	nits	Unit	
Symbol	Characteristics	Test Conditions	Min.	Max.		
I _{IN}	Input Leakage Current	$V_{IN} = 0V$ to V_{DD}	-8	+ 8	μΑ	
IOUT	Output Leakage Current	$\frac{V_{I/O} = 0V \text{ to } V_{DD},}{\overline{CE} \text{ or } \overline{OE} = V_{IH}, \text{ or } \overline{WE} = V_{IL}}$	-20	+ 20	μΑ	
I _{CC1}	Operating Supply Current	$\label{eq:cell} \begin{array}{l} \overline{CE} = V_{IL}, V_{IN} = V_{IL} or V_{IH}, \\ I_{OUT} = 0mA, f = 8MHz \end{array}$		130	mA	
ICC2	VDD Programming Current	Programming in Progress		130	mA	
I _{CC3}	V _{DD} Erase Current	Erasure in Progress		130	mA	
I _{SB1}	Standby Current (TTL)	$\overline{CE} = V_{IH}$		8	mA	
I _{SB2}	Full Standby Supply Current (CMOS)	$\overline{CE} = V_{DD} - 0.2V$		0.8	mA	
IPPS	V _{PP} Leakage Current	Vpp = Vpplo		80	μΑ	
IPP1	V _{PP} Read Current	Vpp = Vpphi		1.6	mA	
I _{PP2}	V _{PP} Programming Current	$V_{PP} = V_{PPHI}$, Programming in Progress		125	mA	
I _{PP3}	V _{PP} Erase Current	V _{PP} = V _{PPHI} , Erasure in Progress		125	mA	
l _{ID}	A9 I.D. Current	$A9 = V_{ID}, \overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}$		2.0	mA	

DPZ256X32IV3

AC TEST CONDITIONS									
Input Pulse Levels	0V to 3.0V								
Input Pulse Rise and Fall Times	5ns								
Input and Output Timing Reference Levels	1.5V								
Output Timing Reference Levels During Verify	0.8V and +2.4V								


		OUTPUT LOAD
Load	CL	Parameters Measured
1	100 pF	except t _{DF} , t _{LZ} and t _{OLZ}
2	30pF	t_{DF} , t_{LZ} and t_{OLZ}


Figure 1. Output Load * Including Probe and Jig Capacitance.



	AC OP	ERATING CONDITIONS AND CHARACTI	RIST	ICS -	REA	DC۱	CLE:	Ove	er op	eratir	ng rai	nges	
No.	Symbol	Parameter	120ns		150ns		170ns		200ns		250ns		Unit
INO.	Symbol	Farameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
1	t _{RC}	Read Cycle Time	120		150		170		200		250		ns
2	t _{CE}	Chip Enable Access Time		120		150		170		200		250	ns
3	t _{ACC}	Address Access Time		120		150		170		200		250	ns
4	toe	Output Enable Access Time		50		55		60		60		65	ns
5	tız	Chip Enable to Output in LOW-Z ^{7, 8}	0		0		0		0		0		ns
6	tolz	Output Enable to Output in LOW-Z ^{7, 8}	0		0		0		0		0		ns
7	t _{DF}	Output Disable to Output in HIGH-Z ^{7, 8}		30		35		40		45		60	ns
8	t _{OH}	Output Hold from Address, CE or OE Change (whichever occurs first)	0		0		0		0		0		ns


AC OPERATING CONDITIONS AND CHARACTERISTICS - WRITE CYCLE: Over operating ranges													
No.	Symbol	Parameter	120ns		150ns		170ns		200ns		250ns		Unit
			Min.	Max.	Unit								
9	twc	Write Cycle Time	120		150		170		200		250		ns
10	t _{AS}	Address Setup Time	0		0		0		0		0		ns
11	t _{AH}	Address Hold Time	60		60		60		60		60		ns
12	t _{DS}	Data Setup Time	50		50		50		50		50		ns
13	t _{DH}	Data Hold Time	10		10		10		10		10		ns
14	t _{WR}	Write Recovery Time before Read	6		6		6		6		6		μs
15	t _{RR}	Read Recover Time before Write	0		0		0		0		0		ns
16	t _{CS}	Chip Enable Setup Time before Write	20		20		20		20		20		ns
17	t _{CH}	Chip Enable Hold Time	0		0		0		0		0		ns
18	t _{WP}	Write Pulse Width ⁹	80		80		80		80		80		ns
19	t _{WPH}	Write Pulse Width HIGH ⁹	20		20		20		20		20		ns
20	t _{DP}	Duration of Programming Operation	10		10		10		10		10		μs
21	t _{DE}	Duration of Erase Operation	9.5	10.5	9.5	10.5	9.5	10.5	9.5	10.5	9.5	10.5	ms
22	t _{VPEL}	V _{PP} Setup Time to Chip Enable LOW ⁴	1.0		1.0		1.0		1.0		1.0		μs





30A072-11 REV. A

DPZ256X32IV3




NOTES:

- 1. Each SLCC contains two FLASH memory devices enabled by a common chip enable. Typically this module would be used as a x32 device with CE0 and CE1 tied together. When writing commands to the Command Register under these conditions, the command shown in the Command Definition Table should be duplicated to each byte (I/O0 I/O7, I/O8 I/O15, I/O16 I/O23, I/O24 I/O31) of the module. If the command to be written is 404040H like that for Setup Program/Program, 4040H would be written to the module followed by the 32 bit data. A single device can be programmed or enased by writing the appropriate command to the device the operation is to be performed on while 00H is written to the other devices that are enabled at the same time. Care must be taken when doing Program Verify on a single device. Make certain that no other devices are driving the data bus of the device that is being verified. Any device that is enabled during Program Verify will be driving the data bus with the data that is programmed at that address.
- 2. All voltages are with respect to V_{SS}.
- 3. -2.0V min. for pulse width less than 20ns (V_{IL} min. = -0.5V at DC level).


- 4. Maximum DC voltage on V_{PP} or A9 may over shoot to $\,+\,14.0V$ for periods less than 20ns.
- 5. Output shorted for no more than 1 second. No more than one output shorted at a time.
- 6. Stresses greater than those under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 7. This parameter is guaranteed and not 100% tested.
- 8. Transition is measured at the point of $\pm 500 \text{mV}$ from steady state voltage.
- 9. Chip Enable Controlled Writes: Write operations are driven by the valid combination of Chip Enable and Write Enable. In systems where Chip Enable defines the write pulse width (within a longer Write Enable timing waveform) all Set-up, Hold, and inactive Write Enable times should be measured relative to the Chip Enable waveform.


Dense-Pac Microsystems, Inc.




30A072-11 REV. A

DPZ256X32IV3








DPZ256X32IV3



Dense-Pac Microsystems, Inc.







Dense-Pac Microsystems, Inc. 7321 Lincoln Way ♦ Garden Grove, California 92841-1428 (714) 898-0007 ♦ (800) 642-4477 (Outside CA) ♦ FAX: (714) 897-1772 ♦ http://www.dense-pac.com

30A072-11 REV. A